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Abstract 
 
Based on capacitor with the structure of Al/Al2O3/GdTiO 
(N)/SiO2/Si, the charge-trapping properties of GdTiO and 
GdTiON films were investigated. Compared to the 
memory device with GdTiO film as charge-trapping layer, 
the one with GdTiON showed higher program/erase 
speed, larger memory window, and better retention 
characteristic due to additional charge traps with 
desirable energy level created by nitrogen incorporation 
in the film. 
 
 
1. Introduction  
 
 Metal-oxide-nitride-oxide-silicon (MONOS)-type 
structure memory with high-K dielectric as charge-
trapping layer (CTL) has attracted much attention due to 
its many advantages, including easier fabrication, lower 
programming voltage, higher reliability and better 
scaling ability compared with its floating-gate 
counterparts. These merits result from its discrete charge-
trapping properties and coupling-free structure [1]. In 
order to improve the flash memory performances, many 
high-K dielectrics have been investigated to replace the 
traditional Si3N4 as CTL. Lanthanide oxide materials are 
deemed promising candidate for flash memory due to 
their thermodynamic compatibility with Si and 
moderately high dielectric constant. Moreover, it has 
been reported by van Dover that lanthanide (Nd, Tb, or 
Dy)-doped TiOx dielectric films indicated promising 
electrical characteristics [2]. Due to the smaller bandgap 
and negative conduction-band offset (ΔEc) of TiO2 with 
respect to Si [3], incorporation of Ti into other high-K 
dielectrics can modulate the energy level of the 
compounds and create a deeper energy well to confine 
electrons. NdTiO3 film as CTL has been demonstrated 
excellent memory performances [4]. It is also generally 
believed that nitridation can improve the memory 
characteristics due to desirable trap level created. In this 
work, we have grown high-K GdTiO and GdTiON films 
as CTL and compared their electrical performances.          
 
2. Experiment 
 
      MONOS capacitors with structure of 
Al/Al2O3/GdTiO(N)/SiO2/Si were fabricated on (100)-
orientated p-type silicon substrate with a resistivity of 5 ~ 
10 Ω•cm. The wafers were cleaned by the standard RCA 
method and then dipped in diluted HF solution to remove 
the native oxide. Then a 2.2-nm SiO2 as tunnel layer was 
thermally grown in dry oxygen at 900 ºC. Following that, 
6.8-nm GdTiO or GdTiON film was deposited on the 
SiO2 by reactive co-sputtering of Gd target and Ti target 
in a mixed Ar/O2 (24:3) or Ar/O2/N2 (24:1:8) ambient, 
and the corresponding memory devices were denoted as 
GTO sample and GTN sample respectively. After that, 
15-nm Al2O3 film as blocking layer was deposited by 
means of atomic layer deposition with precursors of 
trimethyl-aluminum (Al(CH3)3) and H2O at 300 ºC. Then, 
both samples went through a post-deposition annealing 
(PDA) in N2 ambient at 600 ºC for 60 s. Subsequently, Al 
was thermally evaporated and patterned as gate electrode. 
Finally, a forming-gas annealing was carried out at 300 
ºC for 20 min on the completed capacitors after 
evaporation of Al on the wafer backside. The chemical 
composition of the GdTiO(N) film was analyzed by X-
ray photoelectron spectroscopy (XPS) and the physical 
thickness of the MONOS capacitor structure was 
confirmed by transmission electron microscopy (TEM). 
For evaluating the electrical characteristics of the 
memory devices, high-frequency (1-MHz) C-V curves 
were measured by HP4284A precision LCR meter and 
HP4156A precision semiconductor parameter analyzer at 
room temperature under a light-tight and electrically-
shielded condition. Here, the flat-band voltage (Vfb) of 
the devices was extracted by assuming Cfb/Cox = 0.5 (Cfb 
and Cox are the flat-band and oxide capacitances 
respectively).  
 
3. Discussion 
 
     Figure 1 depicts the C-V hysteresis of the GTO and 
GTN samples at various sweep voltages. Larger C-V 
hysteresis window of 9.1 V was obtained for the GTN 
sample than the 7.6 V of the GTO sample under the same 
sweep voltages of ±13 V. Since the area of the C-V 
hysteresis is the charge (Q=CV) [5], the increased Vfb 
indicates that both samples have high charge-trapping 
efficiency. The larger hysteresis window of the GTN 
sample should result from the incorporated nitrogen, 
which can create additional charge traps with large 
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capture cross-section [6]. Both samples were also 
measured at various frequencies ranging from 50 kHz to 
1 MHz and results (not included here) show the Vfb is 
independent of the frequency. Thus, the large hysteresis 
window should be induced by the CTL instead of the 
interface states between SiO2 and Si.   
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Figure 1 C-V hysteresis of the GTO and GTN sample 
 
Figure 2 shows the cross-sectional transmission 
electron microscopy (TEM) image of the capacitor 
memory device. The physical thickness of SiO2, 
GdTiO(N), and Al2O3 is 2.2 nm, 6.8 nm and 15 nm 
respectively. According to capacitance density, the 
effective equivalent oxide thickness (EOT) of the GTO 
and GTN sample is calculated to be 11.8 nm and 11.1 nm 
respectively, corresponding to their dielectric constant of 
11.5 and 16.6 by assuming the dielectric constant of 
Al2O3 as 8. Therefore, the equivalent nitride thickness 
(ENT) of the GdTiO and GdTiON films is 4.1 nm and 
2.9 nm from the ENT = KSi3N4/KCTL× tCTL, with KSi3N4, 
KCTL and tCTL as dielectric constant of Si3N4, dielectric of 
CTL and physical thickness of CTL. The XPS results 
indicate both CTLs have similar Ti content (4.66% and 
4.88% for the GTO and GTN samples respectively), 
while the GTN sample possesses 3.18% nitrogen. 
Therefore, the differences in capacitance density, 
effective EOT and ENT between both samples should be 
mainly ascribed to the nitridation. 
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Figure 2 Cross-sectional TEM image of Capacitor 
memory device 
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Figure 3 (a) Program and (b) erase characteristics of the 
GTO and GTN sample 
 
    Figure 3(a) and 3(b) show the transient P/E 
characteristics of the two samples. As can be seen in 
Figure 3(a), the GTN sample possesses higher program 
speed due to its larger program window under the same 
program voltage and same pulse time, as compared with 
the GTO sample. This performance should result from 
two reasons. As discussed above, the nitridation 
improves the high-K dielectric film quality and induces a 
smaller effective EOT. Under a smaller EOT, stronger 
electric field should penetrate the same tunnel layer at the 
same program voltage, leading to higher program speed. 
On the other hand, the nitridation is believed to create 
more charge traps with large capture cross-section [6], 
thus enhancing the charge-trapping efficiency, and 
modulate the energy-bandgap alignment to form a deeper 
energy well for confining more charges. To fairly 
compare the erase performance, before erase at various 
voltages with different pulse times, both samples were 
programmed to reach a memory window of 5.3 V. The 
erase performances of both sample are not very good due 
to their erased Vfb still larger than their initial Vfb (-1.25 
V) before programming, even after a much longer pulse 
time (~ 1s) of erase at -13 V. It means some charges still 
trapped in the CTL and thus low erase speed. This may 
result from the relatively large effective EOT and a large 
valance-band offset (ΔEV) of SiO2 with respect to the Si 
substrate. Similar to the program performance, the erase 
characteristic of the GTN sample is much better than that 
of the GTO sample. Combining the program and erase 
performances, it can be calculated that the P/E memory 
window of the GTN sample is 3.7 V under ±13 V for 100 
μs/100 μs, while that of the GTO sample is 3.5 V under 
±14 V for 2 ms/10 ms. In other words, even under higher 
P/E voltages and longer pulse time, the GTO sample still 
has a smaller P/E window than the GTN sample.    
100 101 102 103 104 105 106 107 108 109
0
20
40
60
80
100
 GTO sample with initial P/E window of 3.5 V 
 
 
Ch
ar
ge
 R
et
en
tio
n 
(%
)
Retention Time (s)
10 years line
 GTN sample with initial P/E window of 3.7 V
77.2%
40.7%
 
 
Figure 4 Retention performances of CTL devices 
 
    We have also characterized the data retention 
properties of both samples. The data retention 
performance at room temperature is depicted in Figure 4. 
As can be seen, the charge retention of the GTO and 
GTN sample is 40.7% and 77.2%, respectively, and so 
the GTN sample possesses much better retention 
characteristic. This distinct difference results from the 
effect of the nitridation. The nitridation not only creates 
additional charge traps with large capture cross-section 
and desirable energy level [6] in the CTL but also further 
reduces the ΔEC and ΔEV to form a deeper energy well. 
To be noted, even for the GTN sample, the charge 
retention is not very well due to the very thin tunnel layer 
(2.2 nm). Most of the charge loss is attributed to 
electrons in the CTL released back to the Si substrate 
through the tunnel layer. 
 
4. Summary 
 
    In summary, based on MOS capacitors, the memory 
characteristics of the GTO and GTN samples using 
GdTiO and GdTiON films respectively as CTL have been 
investigated. Compared to the GTO sample, the GTN 
sample has much higher P/E speeds, larger P/E memory 
window and better charge retention characteristic. The 
reason is that nitridation incorporation in the CTL of the 
letter can induce smaller effective EOT, much more 
charge traps with desirable energy level and deeper 
energy well for electron confinement. Therefore, the 
GdTiON film is a potential candidate as CTL for 
MONOS-type flash memory applications.    
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